A Perspective on Dark Silicon

نویسندگان

  • Anil Kanduri
  • Amir M. Rahmani
  • Pasi Liljeberg
  • Ahmed Hemani
  • Axel Jantsch
  • Hannu Tenhunen
چکیده

The possibilities to increase single core performance has ended due to limited instruction level parallelism and a high penalty when increasing frequency. This prompted designers to move towards multi-core paradigms [1], largely supported by transistor scaling [2]. Scaling down transistor gate length makes it possible to switch them faster at a lower power, as they have a low capacitance. In this context, an important consideration is power density the power dissipated per unit area. Dennard’s scaling establishes that reducing physical parameters of transistors allows operating them at lower voltage and thus at lower power, because power consumption is proportional to the square of the applied voltage, keeping power density constant [3]. Dennard’s estimation of scaling effects and constant power density is shown in Table 1.1. Theoretically, scaling down further should result in more computational capacity per unit area. However, scaling is reaching its physical limits to an extent that voltage cannot be scaled down as much as transistor gate length leading to failure of Dennardian trend. This along with a rise in leakage current results in increased power density, rather than a constant power density. Higher power density

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Effect of Silicon Nanowire on Crystalline Silicon Solar Cell Characteristics

Nanowires (NWs) are recently used in several sensor or actuator devices to improve their ordered characteristics. Silicon nanowire (Si NW) is one of the most attractive one-dimensional nanostructures semiconductors because of its unique electrical and optical properties. In this paper, silicon nanowire (Si NW), is synthesized and characterized for application in photovoltaic device. Si NWs are ...

متن کامل

Grasping Particle-Beam Isolation Technology, and Winning in Coming SOC Era

The advent of ultra deep sub-micron silicon technology (of gate length 0.13 μm and below) has triggered a strong motive to integrate multiple existing functions onto a single chip, called system-on-a-chip or SOC. This is desirable from the consumers’ perspective, as it will, eventually, reduce the overall system cost, size, and power consumption dramatically while enhancing product performance ...

متن کامل

Dark Silicon is Sub-Optimal and Avoidable

Several recent papers argue that due to the slowing down of Dennard’s scaling of the supply voltage future multicore performance will be limited by dark silicon where an increasing number of cores are kept powered down due to lack of power. Customizing the cores to improve power efficiency may incur increased effort for hardware design, verification and test, and degraded programmability. In th...

متن کامل

DESIGNING, OPTIMIZING, AND SUSTAINING HETEROGENEOUS CHIP MULTIPROCESSORS TO SYSTEMATICALLY EXPLOIT DARK SILICON by

Designing, Optimizing, and Sustaining Heterogeneous Chip Multiprocessors to Systematically Exploit Dark Silicon

متن کامل

A Reconfigurable NoC Topology for the Dark Silicon Era

Future chips are expected to feature hundreds of on-die resources, but a considerable portion of silicon area in these chips will be dark that cannot be powered and provided with required bandwidth. As a result, only a limited number of cores of future processors can be powered on simultaneously. The most promising solution to this challenge is to trade off the cheaper silicon area with energy-...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2017